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Abstract- We ;Ire dCl'clol.ing 11 fully-impblUtablc neunll 
recording s)'stem with wil'cless .lower and data tnansfel', 
As 1) ... 1 of this system , we h.we dcvclollCd 11 low-Ilower 
integrated circuit th<lt Ilcrforms .)Ower rectification and 
rCbrulation, rccelltion of confibruration data, neural sign .. . 
amlliific<ltion lind filtering, sllilie detection, neural sign .. . 
digitization lind RF transmission. The chip includes 88 
amlliificl"s hll\'ing 11 gain of 60 dB f!"Om 1 to 5 kH:,~ An 
integrated ADC 0l,cratcs lit 15 kSlImplcS/scc with 9-bit 
resolution. A 433-MA:t, RF transmittCl' uscs FSK 
modulation to transmit onc digiti7..cd neural siglllil and 
spike detection data from all ch~mncls, Total ,Jower 
eonsuml.tioll is 13.5 mW. 
I. 1!\'TRODUCllON 
MulLi-cha nnel ncural recording is nccessary 111 
ncuroscic ncc resca rch and in potcntia l prosthctic 
applications, Current tcchnology requires wires to COlUlect 
the e lectrode array to a n exteITI.11 bank of a mplifiers, These 
wires penetra te the skull and skin and inc reasc the risk of 
inJection, Long wires can also degrade sig n<1 1 quality by 
coupling to noise sources. Additionally_ in neuroscience 
experiments. w ires restrict the subject' s movement. A 
wireless neural recording system would a llev iate many of 
these problems: amplifiers would be connected directly to 
the electrodes, the skin would remain intact. a nd the 
subject's move ment would be less restricted, enabling 
neural recording in more natural situations. 
This pape r dcscribes a single-chip, low-power intcgrAtcd 
cireuit which was developed fo r a fully-implantablc wireless 
neural recording systelll. nlc intcgrAtcd cireuit. which was 
fabricatcd in II cO llllllcreial 0 .5-1.I11l 3-lIlctal, 2-poly CMOS 
proccss. is designed to be nip-chip bonded onto thc back of 
a iOO-channcl Utllh Elcctrodc Array (UEA) llJ. The chip 
ineludcs cireuitry for wirelcss powcr and data reccption, 
ncural signal amplificaLion and digitization. actio n potcntial 
("spikc'") detectio n, and FSK data tr,msmissio n. Thc 
complete chip mcasures 4.7 mm x 5.9 11\111 a nd contains 
over 30,000 tnmsistors and 5.000 passivc COlllpone nts . 
In this paper, we first discuss the fully-implantable 
wireless neural recording system under development. We 
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then discuss lhe integmled circuit we h.we developed as pa n 
of tlmt systelll. We describe Ihe subsystems of the chip, 
including the wireless link for power and configuration data , 
the neural signal a mplification and detection. the ADe. and 
the RF transmitte r. Measurements from bench-top testing 
of the chip a re tl1e n prescnted . Finally , wc discuss cUITCnt 
work on an improvcd version of this chip. 
II . N EURAL R ECORDI NG S YST Ell"l U NDER D EVELOPi\ IENT 
The completc wirelcss Intcgrated Neural Intcrfacc (IN!) 
system will consist of a 100-channcl UEA with an 
illtcgnltcd cireuit flip-chip bo ndcd directly to thc e lcctrodes. 
I.n addition to tile UEA and thc intcgrated c ircuit, tlu"CC SMD 
cap<lcitors and a 6-mm diameter coil for wireless power 
reception will bc included in the syste m. n1C enti re syste m 
will bc encapsulatcd Witl1 SiC and pary le ne prior to 
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Fig. I. l'ropoS<'<1 wircl ...,;s nI."u'"lI1 recording Sys tl."1I1. consisting of a 
Ull,h Elw lrodl' A,'rol,' l'Iith a" Ie flip-I."hip bonded dirfl."tly 10 Ill{' 
e\l't'lrod l'S. A Low Tl'mpl'rnhll"t> Co-fired Cernmi.- (LTee) fOil will lit' 
,,"Ollnll."d on thl' Ie to rct'e;"1." Ihl' powl."r sig>l:,I. 
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Because the systcm will bc implantcd in a living 
organism, se, 'cral severe dcsign constraillls were imposed. 
First and foremost. power dissipation of thc chip must bc 
kept \0 a minimum to avoid hcating and damaging 
biological tissues. Thc total area of the chip is also 
constrained to be slightly larger tha n the 4 mill by 4 mm 
UEA: ci reuit s dedicated to a single electrode are eonfincd to 
a 400 lun by 400 11m area, corresponding to the intcr-
electrode spacing. Finally. the data rate is limited by the 
complexity of the RF transmitte r and its restricted power 
budget. The chip was designed with these constraints in 
mind. All systems were designcd to be as simple as 
possible to establish an infrastmcture which could be 
refined and expanded upon in thc future . 
On the chip. first described in 12], neural amplifiers are 
laid out in a 10 x 10 army at a 400 f.\m pitch. corresponding 
to the inte r-cleclrode spacing. Twelve of the 100 electrodes 
are used to provide the reference potential. The remaining 
88 electrodes arc connected to neura l signal amplifiers. A 
small bond pad local to each amplifie r allows connection of 
Ihe chip to the electrode a rray. The neural signal amplifiers 
arc designed to amplify action potential s and reject local 
field potentials; each has a gain of 60 dB over a bandwidth 
from I kHz to 5 kHz. Because digiti 7j ng the signals from 
aU e lectrodes ,,"ould lead to prohibitively large data rates, 
we chose to digitize the waveforni from one electrode and 
detect spikes on the remaining e lectrodes. A 9-bit 
successive-approximation ADC with a charge redistribution 
DAC is used to digitize the signal from one amplifier 
selected with an analog MUX. Data a re digitized at the "lte 
of 15 kSamplesisec. Comparators in each amplifier block 
ped"onn spike detection by means of threshold crossings, 
with a programmable threshold sel by a 7-bit R-2R DAC. 
The chip produces a 330-kbps data stream that interiell\'es 
the ADC data from a single amplifier, spike detector data 
from a ll amplifiers, and parity bits. Digitized neural data is 
transmitted off chip using a fully-integrated 433-MHz FSK 
transmitter. Measured power dissipation is 13.5 mW. 
III. W IRELESS POWER AND CONFIGURATION D ATA 
Power will be provided to the implanted system by 
means of an inductive link with an external transmitter. In 
thc final integrated system. a 6-nllll low tempcmturc co-fired 
ccramie (L TCe) coil will be mounted on lhe chip to receive 
the power signal. The received power signal is rectified by a 
fllll y integrated, CMOS-compatible full-wave rectifier LJJ. 
The rectified powcr signal is then regulaled to 3.3 V. In 
addition to pro"iding jX)wer, thc inductive link provides a 
clock signa.! and co nfiguration data to the chip. 11le clock 
derived from the frequency of the 2.M-MHz power sign<11. 
TIlis frequency was chosen because biological tissuc docs 
not absotb much RF energy in this frequency mnge. 
Configuration datll are transmitted using ASK modulation of 
the power signa.!. Configuration data are used to selectively 
power down amplifiers conllCcted to electrodes with no 
ncural activity, to sct the threshold for spike detection, and to 
control the multiplexer at tile input of the ADC. TIle cireuits 
used to recei\'e the clock and configuration dllt:l are 
described in141 . 
IV. A !-. IPLIFICATION. D ETECTION AND D IGIllZATlON 
A. Amplification 
Each electrode in the UEA is bonded directly to the input 
of a low-noise amplifier, shown in Figure 2. The neuml 
signal llmplifiers were designed to provide a g.1in of 60 dB 
on the bll lidwidth 300 Hz to 5 kHz. This high gain is 
nccessary because extracellular action potentia l wa,"efonns 
typically have amplitudes in thc range of tens or hundreds of 
microvolts. TIle amplifier cons ists of three stages: a low· 
noise amplifier with a gain of 100, a high-pass filte r, and a 
second amplifie r with a gain of 10. Because we are 
pctfonning spikc dctcction based on threshold crossings. it is 
desirable to eliminate low-frequency local field potentials as 
much as possible. These signals occur at frequencies up to 
100 Hz and can h.ave amplitudcs as great as the spikes. Our 
amplification system provides second--order roll--off at both 
the high-pa.ss and low-pass comer frequencies. TIle neuml 
signal amplifiers ellch occupy 0.0884 111m2 of chip area and 
usc 12.8 IIA of current. The measured amplifier gain is 60. 1 
dB over a bandwidth of I kHz to 5 kHz. The input-referred 
noise is 5. 1 f.\ Vnns. which is lower than typical background 
noise levels in extmcellular neural recordings. 
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The fi rst stage low-noise amplifier is based on the 
design described in 151. The previous design used MOS-
bipolar elements in the feedback ne twork to set :1 high-pass 
comer frequency below I Hz. In the current design, we 
use an nMOS transistor instead of the MOS-bipolar 
clement to set the high-pass comer frequency of thc fi rst 
stage. By biasing the nMOS trans istor in weak inversion, 
the high-pass comer can bc tuned in the range 100 Hz-3 
kHz. TIle use of tlus transistor in the amplifier's feedback 
led to relatively high levels of hannonic distortion because 
of its exponential vollage-current re lationship. For this 
reason, MOS-bipolar elements will be used in future 
designs, possibly with lugher-orde r high-pass filtering in 
subsequent stages. The low-pass chamcteristic of the first 
stage is set by the dominant compensation pole. wluch is 
set to 5 kHz. 
The high-pass filt er cons ists of a poly-poly cap.:lcitor 
and a wide-range OTA operating ill the subthreshold 
rcglllle. It was designed to have a lugh-pass comer 
frequency in the range of 300 Hz. TIle input linear mnge 
of the OTA is approximately 80 mV, which is more than 
sufficient for neural signals that h.w e been amplified by 40 
dB, which will be in the range of tens of millivolts. While 
testing the lugh-pass filters . it was found that pamsitic 
poles in the OT A led to peaking in the frequency response 
when the comer frequency was set bclow I kHz. This 
problem has been rectified in our current redesign. 
Fin.ally. the second stage amplifie r provides another 20 
dB of gain fro m DC to 5 kHz. This amplifier is a stancbrd 
two-stage integrated op-amp, with high resistance 
polysil icon resis tors providing the feedback nehrork. TIle 
cutoff frequency of tlus stage is set by the compensating 
dominant pole of the amplifier. 
8. Spike Delee/ion 
Spike detection is accomplished by means of threshold 
crossings. In the current system. the threshold is set 
glOh.:l lly by a 7-bit DAC with an LSB of 4.8 mV (4.8 flY 
referred to the electrodes). The DAC output mnges frolll 
the reference voltage to 6 14 mV above reference. TIle 
DAC consists of a two-stage operationa l amplifier with an 
R-2R ladder of high-resista nce po lysilicon resistors 16]. It 
occupies 0.133 111m2 and cons umes 6.58 flA of current. 
The comparators are a standard lfllck-and-Iatch design. 
TIley eac h occupy 4400 ~lm2 and consume 1.78 ~tA of 
current. The comparators are clocked at a mte of 15 kH ,-, 
which is fast enough to detect any neural spike. If a spike 
is detected. the result is latched and held until tile result 
has been polled: tlus occurs at the rate of I kHz. TIle 
latches are reset after polling has bccn completed. 
C Analog-To-Digital Conversion 
The output of one neural signal amplifie r is digitized 
by a successh'e approximation ADC using a charge-
redistribution DAC. TIlis arehitecture was chosen because 
of its low power conslUnption and because the excel lent 
matclting of integrated cap.:lcitors will lead to good ADC 
lineari ty. The ADC was designed to have lO-bit resolution 
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operating on the range from 0 to O.75xVoo with a 
sampling rate of 15 kSamplesJsec. The ADC's LSB is 2.4 
mV (2.4 fl Y referred to the e lectrode). When testing the 
clup. it was found tlltl t the MSB of tile ADC did not 
o~rate properly at full speed; for further testing, we only 
used the bottom 9 bits, and biased the outputs of the 
amplifiers at the midpoint of tlus range. TIIC problem with 
tile MSB has bcc n corrected in the current redesign of the 
chip. TIle ADC occupies 0.50 1 1111112, and consumes 45.7 
~I\V of power. 
Wave fonlls from thc neural amplifiers, spike detectors. 
and ADC are presented in Fig. 3. For this measurement. 
we played previously recorded neuml data into the input of 
one of the neural signal amplifie rs. TIle neural data were 
taken from a rhesus monkey at tile Neural Prosthctic 
Systems Laboratory at Stanford University. During this 
mcasurement. the chip was powered wirelessly. Bench-
top equipmcnt was used to provide bias currents to the 
chip. TIlese wavefonns were measured via wired 
connections to the chip: the RF receiver is still under 
development. Additional bench-top chip measurements 
are presented in Table I. 
V. DATA TRANSMISSION 
The digitized neuml signal from one electrode is 
interleaved Witll the spike detector data from all 88 
recording electrodes for transmission. Parity is computed 
on each JO-bit word. Synchronization bits are also 
transmitted periodically. Thcse data arc organi,..cd into 
352-bit frames and transmitted at 330 kbps (one frame 
every 1.06 illS). The data frame is tranSllutted off-chip by 
a full y.integmted LC VCO operat ing at 433 MH z. The 
digital data modulate ti lC carrier frequency to 433 MH z ± 
660 kHz. TIle integmted inductor in the YCO also serves 
as tile transmit antenna. The received FSK spectrum is 
shown in Fig. 4. 
Fig. 3. N~ II ,-'\I dala ill Ih~ oulpul of iI n~urilllUnplili~r (top) ilnd 
digiti zed b)· th~ AOC (middk). Th~ oulpul oflh~ spil;e detector for 
Ihis cl~IJ"OIle is shown ill bollolll . These w,.Hfonn8 weI'\' ~'\plu.-ed 
whilc the chip was puwcl'\'d wir"'es.,I~· . Neu .... 1 d"". rourtcS)· of K. 
Shcnoy. SI'mfoni Unin r"llity. 




Fig. 4. R('cc;"cd FSK spe .... ' ... 'n frolll Ihi' inl('g ,." lcd RF 
Inlllsnlitl(' r. Th .. sign~1 ... as I"<'<"d""d using " ..J33. I\ HI1. ",SO",,,,I 
dipole at a disf;lII ce of 13 fin from Ihe chip. 
VI. CONCLUSION 
We have described the implantable wireless neural 
recording system under development at the University of 
Utah and Ihe intcgmlcd circuit lhal has been designed and 
tested as pall of Ihis system. We have also presented 
bench-top testing results for the variOllS subsyste ms in tillS 
integmted circuil. 
A revisioll o f Ihis chip is cUTTenlly be ing fabri cated. 
Several improvements have been made ill the revised 
system. CUITCnt and voltage biases arc now fully 
integrated. TIle ADC will opcmtc at full speed with 10-
bit resolution. 
TAill..B I 
l\ IF.J\.SURED PERFORMANCE OF TN] emp 
Power/command si nal frc ucney 2.64l\lIIz 
Minimum r.:quir.:d rcrci\'e coil voltage n V (peak) 
m litude 
3.3 V \'olla ~ rc ulalor dru ul(/I ~ 3mA) 250mV 
Load", ulalion(/l - 2-IOml\) 0.15 .~ 
Line n: ulation Vunrc - 3.5 V 8.0 V < 0.30 ";ON 
Maximum command in UI data rate (ASK) 6.5 kb s 
Numb .... of chann.:lslelc.:trodcs 88si na1.12 ound 
Neural si, al alll lificr 'ain 60.1 dB (1.1 5 kHz) 
In ut r.:f.:rred noise '.1 Nnns 
Individual am lifi.:r su Iv currem 12.811A 
AOC resolulion (I ... <;;;B - 2.4 IIV cleclrod~_ 9 bits 
~felTcd) 
AOC sam lin rate I S.O kSam lesls 
AOC INU DNL error (codes 50-S11 ±O.8 LSJ}/ ±O.6 LSI3 
Spike deteclOr llm:shold resolu tion 7 bits 
LSB ~ 4.8 IV cleetrudc-r~ferred) 
FSK data transmission fr.: uenc\" 433 MHz 
FSK data ratc 330 k , 
Received si 'nal wer at di slance of 13 Cm -86dBm 
Tolal chi w~r dissi alion 13,5 mW 
Total chi area O.S- un. 2P3M CMOS 27.3 mm-
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Hg. 5. m" photo of Ih ... Inl ... gr:lt ..... Ncuntl Inl .... i"~c .. chip. Th ... 
... hip was f.,bri ... aled in a romm"'l"'fl;lI ly ",·ailabl ... 0.5 IUn, 3 nWI;11 2 
poly C MOS proces!l. 
111e vollage regulator has bccn refined to have reduccd 
ripple on the supply lines. Each electrode now has ilS own 
DAC to set a local spike detection threshold. A 
temperature sensor has been included in the syslem to 
measure self-healing. A sealed version of the unregulated 
supply voltage will be digitized and transmilled wirelessly 
for closed-loop control of the power tmnsmiller. The 
redesigned neural amplifiers have lower hamlOnie 
distonion, and the high-pass fi lters' cutoff frequencies are 
progmnullable. The VCO will also operate on lower 
power. 
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